Difference between revisions of "VFAT readout electronics"

From New IAC Wiki
Jump to navigation Jump to search
Line 15: Line 15:
 
| A1 || DVDD || +2.5V
 
| A1 || DVDD || +2.5V
 
|-
 
|-
| B2 || SDA || I2C Data
+
| B2 || SDA || I2C Data || Green/Yellow
 
|-
 
|-
| A2 || SCL || I2C Clock
+
| A2 || SCL || I2C Clock || Yellow/Green
 
|-
 
|-
 
| B3 || DGND || Digital Ground || Black/Grey (shared)
 
| B3 || DGND || Digital Ground || Black/Grey (shared)
Line 53: Line 53:
 
| A24 || AVDD || 2.5V
 
| A24 || AVDD || 2.5V
 
|-
 
|-
| B25 || AGNDD || Analog Ground??
+
| B25 || AGNDD || Analog Ground?? || Grey/Black
 
|-
 
|-
 
| A25 || AVDD || 2.5V
 
| A25 || AVDD || 2.5V

Revision as of 23:56, 13 June 2007

A VFAT board from CERN is evaluated for use as a readout board to convert the GEM output analog signal to a digital signal.

LVDS
I2C


Ribbon cable pinouts

# Name Value Test rig color
Primary/Second
B1 DGND Digital Ground Black/Grey (shared)
A1 DVDD +2.5V
B2 SDA I2C Data Green/Yellow
A2 SCL I2C Clock Yellow/Green
B3 DGND Digital Ground Black/Grey (shared)
A3 DVDD +2.5V??
B4
A4
B5 I2C ADDR I2C Address (most or least significant??)
A5 I2C ADDR I2C Address (most or least significant??)
B6 I2C ADDR I2C Address (most or least significant??)
A6 REH-S Soft Reset (Program saved)
B7
A7 REH-B Hard Reset
..............
B22 DGND Digital Ground??
A22 SCAN E
B23 AGND Analog Ground
A23 AVDD 2.5V
B24 AGND Analog Ground
A24 AVDD 2.5V
B25 AGNDD Analog Ground?? Grey/Black
A25 AVDD 2.5V