JLAB PLX LVDS

From New IAC Wiki
Revision as of 12:09, 29 July 2008 by Oborn (talk | contribs)
Jump to navigation Jump to search

A VME Modules designed by Ed Jastrzembski at JLAB

Description:

This PLX board will be built on a Flex I/O format that Ed Jastrzembski developed many years ago. The VME (back end) manages the interface to the bus, and controls two front end 'ports' that can be input or output units.


Media:PLX_BoardLayout.pdf


Go Back