Analysis of evio files

From New IAC Wiki
Revision as of 20:03, 15 August 2017 by Vanwdani (talk | contribs)
Jump to navigation Jump to search

File:Evio2root.c


Looking at the evio dump, we can see that one electron is detected by several wires, several times

*********************** EVENT # 7  ***********************

        +------------------------------------------------+------------+------------+
        |                                            bank|       nrows|       ncols|
        +------------------------------------------------+------------+------------+
        |                                        DC::dgtz|          27|          11|
        |                                        DC::true|          27|          24|
        |                                   GenPart::true|           2|           7|
        +------------------------------------------------+------------+------------+


Press Enter for Next Event or Bank Name: DC::dgtz
*****>>>>> BANK DC::dgtz  >>>> SIZE = 11
        sector  (int)  :             1              1              1              1              1              1              1              1              1              1              1              1              1              1              1              1              1              1              1              1              1              1              1              1              1              1              1  
    superlayer  (int)  :             1              1              1              1              1              1              2              2              2              2              2              2              2              2              2              2              2              2              2              2              2              1              1              1              1              1              1  
         layer  (int)  :             1              2              3              4              5              6              1              2              3              4              4              5              6              6              6              5              5              4              3              2              1              6              5              4              3              2              1  
          wire  (int)  :            47             48             47             48             47             48             50             51             51             51             52             51             52             60             61             60             61             61             61             62             61             61             60             61             60             61             60