Difference between revisions of "A W CAA apparatus"

From New IAC Wiki
Jump to navigation Jump to search
Line 13: Line 13:
 
[[File:HpGe_DFD_to_TDC_Coin_3_4_2014.png | 400 px]]
 
[[File:HpGe_DFD_to_TDC_Coin_3_4_2014.png | 400 px]]
  
 
[[File:Detector Diagram_6.png | 600 px]]
 
  
 
[[File:Detector Diagram_7.png | 600 px]]
 
[[File:Detector Diagram_7.png | 600 px]]

Revision as of 15:11, 29 April 2014

Insert you paragraphs describing the apparatus


NaI HpGe RAW Coin 3 4 2014.png

NaI HpGe RAW Coin 3 4 2014 zoomed.png


NaI HpGe DFD to TDC Coin 3 4 2014.png


HpGe DFD to TDC Coin 3 4 2014.png


Detector Diagram 7.png

Signal Diagram.png Signal Diagram 2.png

The coincidence counting set-up and modules path are as follows. A source is set atop a base constructed of hydrogen dense blocks. These were chosen to reduce the number of background energy spikes detected. The source is placed an equal distance from decorator A and detector B.

Detector A is positioned directly above the source. A high-purity germanium detector is being utilized for this set-up. The one outgoing signal enters a ORTEC 673 Spectroscopy Amplifier and the outgoing signal then passes through a CANBERRA CFD 2035A. The signal can then enter an optional CAEN CFD to produce a time delay, or can pass directly into a channel (1) of the Level Translator. The second outgoing signal from the Spec Amp goes to a peak sensing CAEN V785N. The output from this module goes to the DAQ.

Perpendicular from detector A and placed an equal distance from the source is detector B. This detector can either be a NaI-3 or a germanium detector depending on the source being counted. Detector B’s signal goes to a Post Amplifier and one outgoing signal goes to the above mentioned CAEN V785N and also to the DAQ. The second signal enters a CANBERRA CFD 2035A. The outgoing signal goes to a different channel (4) of the same Level Translator. A ribbon cable on the Level Translator module goes to a Time-to-Digital Converter (TDC) CAEN V775 that is operating in common start mode.

Both channels (1 and 4) of the Level Translator outgoing signal pass to a 3-fold Logic Unit which is used in both OR mode and AND mode to see coincidence lines. This data is collected in the Trig DAQ.


NaI HpGe DFD to TDC Coin 3 4 2014 zoomed.png HpGe DFD to TDC Coin 3 4 2014 zoomed.png


NaI HpGe AMP2 Coin 3 4 2014.png

NaI HpGe RAW Coin.png


Bad.png

NaI HpGe AMP Coin 3 4 2014.png


A_W_thesis