Difference between revisions of "VFAT powered on and responding to I2C"

From New IAC Wiki
Jump to navigation Jump to search
 
(16 intermediate revisions by the same user not shown)
Line 1: Line 1:
−
[[Image:i2c_scope_write_42.png]]
+
The image below shows the apparatus used to look at I2C commands
−
[[Image:i2c_scope_read_42.png]]
 
−
[[Image:i2c_scope_read_48.png]]
 
  
−
This is a picture of an i2c read operation on the VFAT board.  
+
[[Image:i2c_Apparatus_1.jpg | 200 px]] <br>
−
The controller starts communication with the device by giving a start signal and then the adress, which is 0x48 and corresponds to the first part of the ChipID. The chip then responds with the return byte, which is 0xF3 for this particular device. Finally the controll
 
  
−
The VFAT is on addresses 0x40 thru 0x48. This trace is reading address 0x48, which is the first part of the ChipID. This value is F3 for this chip.
+
 
 +
These are pictures of I2C operations with the VFAT board. In this example the VFAT is set to addresses 0x40 thru 0x4F.
 +
 
 +
 
 +
[[Image:i2c_scope_write_42.xfig.png]] <br>
 +
Explanation:
 +
*START: Master transistions SDA high to low while SCL is high, asserting control of the bus.
 +
*ADDRESS: 7-bit address of the slave device, 0x48 or 0b1000010 (IPreampIn) in this case.
 +
*R/W BIT: Set to 1 for a read operation, 0 for a write operation, 0 (write) in this case
 +
*ACK: Slave device pulls down SDA (notice the lower low level from the slave) and the master sends another pulse on SCL to acknowledge the last byte.
 +
*DATA: 8-bit value, most significant bit first. Slave and master release SCL, allowing it to go high as they transfer or are ready to receive the next bit. In this case the data is 0x18 or 00011000.
 +
*ACK: Another ACK to acknowledge the second byte.
 +
*STOP: Master transitions SDA low to high while SCL is high, releasing control of the bus.
 +
 
 +
 
 +
 
 +
[[Image:i2c_scope_read_42.png]]<br/>
 +
The IPreampIn byte that was just set is read. The address is 0x42 and the value is 0x18.
 +
 
 +
 
 +
 
 +
[[Image:i2c_scope_read_48.png]]<br/>
 +
One byte of the VFAT ChipID is read from address 0x48. The value is 0xF3.

Latest revision as of 12:25, 8 July 2008

The image below shows the apparatus used to look at I2C commands

I2c Apparatus 1.jpg


These are pictures of I2C operations with the VFAT board. In this example the VFAT is set to addresses 0x40 thru 0x4F.


I2c scope write 42.xfig.png
Explanation:

  • START: Master transistions SDA high to low while SCL is high, asserting control of the bus.
  • ADDRESS: 7-bit address of the slave device, 0x48 or 0b1000010 (IPreampIn) in this case.
  • R/W BIT: Set to 1 for a read operation, 0 for a write operation, 0 (write) in this case
  • ACK: Slave device pulls down SDA (notice the lower low level from the slave) and the master sends another pulse on SCL to acknowledge the last byte.
  • DATA: 8-bit value, most significant bit first. Slave and master release SCL, allowing it to go high as they transfer or are ready to receive the next bit. In this case the data is 0x18 or 00011000.
  • ACK: Another ACK to acknowledge the second byte.
  • STOP: Master transitions SDA low to high while SCL is high, releasing control of the bus.


I2c scope read 42.png
The IPreampIn byte that was just set is read. The address is 0x42 and the value is 0x18.


I2c scope read 48.png
One byte of the VFAT ChipID is read from address 0x48. The value is 0xF3.

Retrieved from "https://wiki.iac.isu.edu/index.php?title=VFAT_powered_on_and_responding_to_I2C&oldid=18544"