Difference between revisions of "VFAT readout electronics"
Jump to navigation
Jump to search
Line 31: | Line 31: | ||
|- | |- | ||
| B6 || I2C ADDR || I2C Address (most or least significant??) | | B6 || I2C ADDR || I2C Address (most or least significant??) | ||
+ | |- | ||
+ | | A6 || REH-S || Soft Reset (Program saved) | ||
+ | |- | ||
+ | | B7 || || | ||
+ | |- | ||
+ | | A7 || REH-B || Hard Reset | ||
+ | |- | ||
+ | | Colspan="3" || ... | ||
+ | |- | ||
+ | | B22 || DGND || -2.5V?? | ||
|- | |- | ||
− | + | } | |
|} | |} |
Revision as of 23:19, 13 June 2007
A VFAT board from CERN is evaluated for use as a readout board to convert the GEM output analog signal to a digital signal.
Ribbon cable pinouts
}# | Name | Value |
B1 | DGND | Digital Ground |
A1 | DVDD | +2.5V |
B2 | SDA | I2C Data |
A2 | SCL | I2C Clock |
B3 | DGND | Digital Ground |
A3 | DVDD | +2.5V?? |
B4 | ||
A4 | ||
B5 | I2C ADDR | I2C Address (most or least significant??) |
A5 | I2C ADDR | I2C Address (most or least significant??) |
B6 | I2C ADDR | I2C Address (most or least significant??) |
A6 | REH-S | Soft Reset (Program saved) |
B7 | ||
A7 | REH-B | Hard Reset |
Colspan="3" | ... | |
B22 | DGND | -2.5V?? |