Difference between revisions of "CH HPGe Electronics Chain"
Jump to navigation
Jump to search
(Created page with " ---- PAS Feasibility Study Runs") |
|||
| Line 1: | Line 1: | ||
| + | HPGe -> Split signal using BNC T junction | ||
| + | -> First line to spec amp -> peak sensing ADC | ||
| + | -> Second line to timing/filter amp with ~2.3x amplification (also inverts) | ||
| + | |||
| + | --> Discriminator (Blue lecroy model #xxxx) | ||
| + | |||
| + | ---> Top of dual timer then into bottom of dual timer | ||
| + | |||
| + | ----> | ||
Revision as of 17:46, 20 December 2021
HPGe -> Split signal using BNC T junction
-> First line to spec amp -> peak sensing ADC
-> Second line to timing/filter amp with ~2.3x amplification (also inverts)
--> Discriminator (Blue lecroy model #xxxx)
---> Top of dual timer then into bottom of dual timer
>